An On-Chip Clock Jitter Fault Detection Circuit for System-on-Chip Application
نویسنده
چکیده
Clock jitter has become a problem for integrating IP cores and peripheral devices into a single synchronous SoC. In this paper, we propose an on-chip clock jitter detect circuit to enhance design flexibility, which only consists of twelve transistors and two minor capacitors. The proposed circuit transforms the clock jitter error to deviation of voltage (TVC) but has no use of constant current source and analog-to-digital converter (ADC). It is more convenient in contrast with the conservative clock fault detection structure methodology and is easy to be integrated in to SoC applications. Simulationbased results show that the proposed circuit can detect clock jitter fault on-chip and its maximal frequency can reach 1.5GHz.
منابع مشابه
Design of On-line Clock Jitter Fault Detection Circuit for Time-Error- Tolerant System
One of the major obstacles encountered in design of a system on chip (SoC) arises from the high fault rate of clock distribution network in embedded intellectual property (IP) cores. With technology scaling, the geometries of devices approach its physical limits of operation, SoCs will be susceptible to various noise sources such as crosstalk, coupling noise, process variations, etc. Designing ...
متن کاملReliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کاملCAFT: Cost-aware and Fault-tolerant routing algorithm in 2D mesh Network-on-Chip
By increasing, the complexity of chips and the need to integrating more components into a chip has made network –on- chip known as an important infrastructure for network communications on the system, and is a good alternative to traditional ways and using the bus. By increasing the density of chips, the possibility of failure in the chip network increases and providing correction and fault tol...
متن کاملInductor based Circuit Techniques for Chip-to-Chip Interconnect and Standing Wave Clock Generation
There is few report of applying on-chip inductor to high-speed digital circuit, while it is useful passive element for RF circuit design. The on-chip inductor helps the digital circuit operate faster and can reduce the power consumption, because the inductance can cancel the capacitive load of the active device. In this manuscript, we present two conspicuous cases where on-chip inductor has bee...
متن کاملAdding Fault-Tolerance to a Network-on-Chip
The constant reduction in the size of components of integrated circuits, as well as the growing operating frequency, increases the vulnerability to internal and external noise sources. These noises can cause a failure in any component, affecting the functioning of the system as a whole. Future Systems-on-Chip with dozens of cores will be based on Networks-on-Chip (NoCs), and will require networ...
متن کامل